Цел на предметната програма: 

Get introduced to hardware description languages: SystemC, VHDL and Verilog. To use hardware description languages for synthesis of logic circuits in the automated digital design. Understand the process of synthesis of digital integrated circuit, starting from HDL code up to the Field programmable gate array.

Акредитација: